A 60 Gh Z a Nalog P Hase S Hifter in 65 Nm B Ulk Cmos P Rocess
نویسنده
چکیده
A 60 GHz Analog Phase Shifter in 65nm bulk CMOS process has been explored for microwave frequency applications. It is an analog phase shifter with three transistors in the form of an active circulator and a LC network to attain the desired phase shift. This phase shifter is designed to work at a high frequency of 60 GHz to attain phase shift range of 140 o . The proposed phase shifter works at supply voltage lower than 2.5 V. The phase shifter exhibits low insertion loss of 3.73 dB and low power consumption which is a challenging result for circuits working in microwave frequencies.
منابع مشابه
Compact low-power 7-bit 2.6 GS/s 65 nm CMOS ADC for 60 GHz applications
A 7-bit, 2.6 GS/s time-interleaved analogue-to-digital converter (ADC) for 60 GHz applications is designed and fabricated in 65 nm CMOS. The proposed subranging ADC architecture with time-shifting track-and-hold and two-phase amplification and encoding significantly enhances the speed of individual ADCs and reduces the number of interleaved channels to only four. At 2.6 GS/s sampling rate with ...
متن کاملA Rea Efficient 3 . 3 Gh Z P Hase Locked Loop with Four Multiple Output Using 45 Nm Vlsi T Echnology
This paper present area efficient layout designs for 3.3GigaHertz (GHz) Phase Locked loop (PLL) with four multiple output. Effort has been taken to design Low Power Phase locked loop with multiple output, using VLSI technology. VLSI Technology includes process design, trends, chip fabrication, real circuit parameters, circuit design, electrical characteristics, configuration building blocks, sw...
متن کاملA 12 bit 2.9 GS/s DAC With IM3 60 dBc Beyond 1 GHz in 65 nm CMOS
A 12 bit 2.9 GS/s current-steering DAC implemented in 65 nm CMOS is presented, with an dBc beyond 1 GHz while driving a 50 load with an output swing of 2.5 and dissipating a power of 188 mW. The SFDR measured at 2.9 GS/s is better than 60 dB beyond 340 MHz while the SFDR measured at 1.6 GS/s is better than 60 dB beyond 440 MHz. The increase in performance at high-frequencies, compared to previo...
متن کاملLow-Power Adder Design for Nano-Scale CMOS
A fast low-power 1-bit full adder circuit suitable for nano-scale CMOS implementation is presented. Out of the three modules in a common full-adder circuit, we have replaced one with a new design, and optimized another one, all with the goal to reduce the static power consumption. The design has been simulated and evaluated using the 65 nm PTM models.
متن کاملIntegration of NEMS resonators in a 65 nm CMOS technology
In this work we study the feasibility to obtain the smallest CMOS-NEMS resonator using a sub-100 nm CMOS technology. The NEMS resonators are defined in a top-down approach using the available layers of the 65 nm CMOS technology from ST Microelectronics. A combination of dry and wet etching is developed in order to release the NEMS in an in-house post-CMOS process. Two different NEMS resonators ...
متن کامل